Log in
E-mail
Password
Remember
Forgot password ?
Become a member for free
Sign up
Sign up
New member
Sign up for FREE
New customer
Discover our services
Settings
Settings
Dynamic quotes 
OFFON

MarketScreener Homepage  >  Equities  >  Nasdaq  >  Cadence Design Systems, Inc.    CDNS

CADENCE DESIGN SYSTEMS, INC.

(CDNS)
  Report
SummaryQuotesChartsNewsRatingsCalendarCompanyFinancialsConsensusRevisions 
SummaryMost relevantAll NewsPress ReleasesOfficial PublicationsSector newsMarketScreener Strategies

Cadence Design : Announces Availability of UltraLink D2D PHY IP on TSMC N7, N6 and N5 Processes

share with twitter share with LinkedIn share with facebook
08/24/2020 | 11:46am EDT

NRZ-based die-to-die connectivity IP addressing cost-effective, multi-chip applications supports organic substrate packaging

Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced the availability of its silicon-proven Cadence® UltraLink D2D PHY IP on the TSMC N7 process. Test silicon on the TSMC N7 process with full silicon characterization data is now available, an important milestone for very high-speed, advanced IP. Extensive silicon validation is necessary to guarantee design margins, performance across all process corners, bit-error rate (BER), insertion loss and maximum transmission speed. For the N6 process, re-characterized silicon data is available. Cadence is ready to engage with customers now with its UltraLink D2D PHY IP on the TSMC N7 and N6 processes. Cadence also recently taped out its UltraLink D2D IP on the TSMC N5 process and is now working with early adopter customers ahead of anticipated test silicon availability later this year.

System advances in accelerated computing platforms such as CPUs, GPUs and FPGAs, heterogeneous systems on chip (SoCs) for AI acceleration and high-speed networking/interconnects have all pushed chip integration to unprecedented levels. This requires more complex designs, larger die sizes and rapid adoption of the most advanced geometries. In order to manage the economics of advanced silicon and the ever-increasing monolithic die size, die-to-die connectivity has become increasingly important as multi-die designs using advanced packaging have become quite common.

“We’re pleased to see the result of our latest collaboration with Cadence in delivering Cadence’s D2D PHY IP across several TSMC advanced processes,” said Suk Lee, senior director of the Design Infrastructure Management Division at TSMC. “This joint effort combining Cadence’s leading-edge SerDes IP and TSMC’s advanced process technologies helps our customers unleash their silicon innovations for emerging cloud computing, AI, 5G and hyperscale data center applications.”

“To help our mutual customers achieve success in advanced SoC designs for cloud computing applications, we’ve enabled our UltraLink D2D PHY IP in multiple TSMC advanced processes: First in N7 and N6, with a quick follow-on with N5 later this year,” said Rishi Chugh, vice president of product marketing, IP Group at Cadence. “To address our customers’ rapidly evolving requirements, we continue to invest in both PAM4 and NRZ SerDes IP. The UltraLink D2D PHY IP is a critical technology delivering high bandwidth, low latency and power while enabling the proliferation of heterogeneous designs and integrated packaging solutions.”

The UltraLink D2D PHY IP delivers up to 40Gbps wire speed in an NRZ serial interface, providing up to 1Tbps/mm unidirectional bandwidth. While some existing lower speed die-to-die solutions require a silicon interposer to achieve the same bandwidth, the UltraLink D2D PHY IP offers significant cost advantages by supporting multi-chip modules on organic substrates. The IP extends Cadence’s broad high-performance computing (HPC) IP portfolio in support of the company’s Intelligent System Design strategy, enabling SoC design excellence. For more information on the UltraLink D2D PHY IP, which is available now for broad customer engagements, please visit www.cadence.com/go/d2dtsmc.

About Cadence

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace, industrial and healthcare. For six years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.

© 2020 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

© Business Wire 2020

share with twitter share with LinkedIn share with facebook
All news about CADENCE DESIGN SYSTEMS, INC.
07:05aCADENCE DESIGN : Custom/AMS Flow Certified for the Samsung Foundry 3nm Advanced ..
AQ
10/28CADENCE DESIGN : Custom/AMS Flow Certified for the Samsung Foundry 3nm Advanced ..
BU
10/20CADENCE DESIGN : Reports Third Quarter 2020 Financial Results
AQ
10/19CADENCE : 3Q Earnings Snapshot
AQ
10/19CADENCE DESIGN : Management's Discussion and Analysis of Financial Condition and..
AQ
10/19CADENCE DESIGN SYSTEMS INC : Results of Operations and Financial Condition (form..
AQ
10/19CADENCE DESIGN : Reports Third Quarter 2020 Financial Results
BU
10/14CADENCE DESIGN : Named One of the 2020 World's Best Workplaces™ by Great P..
BU
10/14CADENCE DESIGN SYSTEMS, INC. : quaterly earnings release
10/13CADENCE DESIGN : New Cadence Clarity 3D Transient Solver Delivers up to 10X Fast..
BU
More news
Financials (USD)
Sales 2020 2 655 M - -
Net income 2020 563 M - -
Net cash 2020 663 M - -
P/E ratio 2020 54,5x
Yield 2020 -
Capitalization 30 507 M 30 507 M -
EV / Sales 2020 11,2x
EV / Sales 2021 10,3x
Nbr of Employees 8 100
Free-Float 83,9%
Chart CADENCE DESIGN SYSTEMS, INC.
Duration : Period :
Cadence Design Systems, Inc. Technical Analysis Chart | CDNS | US1273871087 | MarketScreener
Technical analysis trends CADENCE DESIGN SYSTEMS, INC.
Short TermMid-TermLong Term
TrendsNeutralBullishBullish
Income Statement Evolution
Consensus
Sell
Buy
Mean consensus OUTPERFORM
Number of Analysts 15
Average target price 119,93 $
Last Close Price 109,37 $
Spread / Highest target 23,4%
Spread / Average Target 9,65%
Spread / Lowest Target -36,0%
EPS Revisions
Managers
NameTitle
Lip Bu Tan Chief Executive Officer & Director
Anirudh Devgan President
John B. Shoven Chairman
John M. Wall Chief Financial Officer & Senior Vice President
Neil Kole Chief Information Officer & Senior Vice President
Sector and Competitors
1st jan.Capitalization (M$)
CADENCE DESIGN SYSTEMS, INC.57.68%30 741
MICROSOFT CORPORATION29.82%1 547 785
ZOOM VIDEO COMMUNICATIONS, INC.619.69%139 275
SEA LIMITED315.27%81 462
ATLASSIAN CORPORATION PLC75.10%52 512
DASSAULT SYSTÈMES SE0.78%44 897